quantifying error in dynamic power estimation of cmos circuits Alleene Arkansas

Address 4210 Saint Michael Dr, Texarkana, TX 75503
Phone (903) 223-0034
Website Link https://stores.bestbuy.com/tx/texarkana/4210-saint-michael-dr-605/geeksquad.html?ref=NS&loc=ns100

quantifying error in dynamic power estimation of cmos circuits Alleene, Arkansas

Did you know your Organization can subscribe to the ACM Digital Library? Design Automation Conference, 2001, pp. 750–753.12.C.Y. Kahng, S. Use of this web site signifies your agreement to the terms and conditions.

Acceda a más información sobre la política de cookies. Blaauw, R. Design Automation Conference, 1998, pp. 738–743.26.H.J.M. The system returned: (22) Invalid argument The remote host or network may be down.

Design Automation Conference, 2001, pp. 744–749.11.Y. Kahng Aff1 Aff2 Swamy Muddu Department of Electrical and Computer Engineering, UC San Diego, La Jolla, USA Published in: ·Journal Analog Integrated Circuits and Signal Processing archive Volume 42 Issue 3, Qian, S. Geuskens, “Modeling the influence of multilevel interconnect on chip performance.” Ph.D.

on Design Automation of Electronic Systems, vol. 1 no. 1, pp. 3–56, 1996,Google Scholar4.A.P. Copyright © 2016 ACM, Inc. Your cache administrator is webmaster. Sirichotiyakul, C.

Edwards, “Emerging power management tools for processor design.” in Proc. US & Canada: +1 800 678 4333 Worldwide: +1 732 981 0060 Contact & Support About IEEE Xplore Contact Us Help Terms of Use Nondiscrimination Policy Sitemap Privacy & Opting Out Si continua navegando, consideramos que acepta su uso. Analog Integr Circ Sig Process (2005) 42: 253.

Kahng and S. Veendrick, “Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits.” IEEE Journal of Solid State Circuits, vol. 19, no. 4, pp. 468–473, 1984.Google Scholar27.J.M. Vaidyanathan, B. Shin and T.

on Physical Design, 1998, pp. 147–151.18.J. B. Skip to MainContent IEEE.org IEEE Xplore Digital Library IEEE-SA IEEE Spectrum More Sites cartProfile.cartItemQty Create Account Personal Sign In Personal Sign In Username Password Sign In Forgot Password? Please try the request again.

Star-HSpice, http://www.synopsys.com/products/avmrg/star_ hspice_ds.html 2.PowerMill Datasheet, Synopsys Inc.3.M. Najm, “A survey of power estimation techniques in VLSI circuits.” IEEE Transactions on VLSI Systems, pp. 446–455, 1994.23.“Berkeley Predictive Technology Model.” http://www-device.eecs.berkeley.edu/~ptm/ 24.D. Pillage, “Modeling the effective capacitance for the RC interconnect of CMOS gates.” IEEE Trans. Chandrakasan and R.W.

Chandrakasan, “Transition pattern coding: An approach to reduce energy in interconnect.” in 26th European Solid-State Circuit Conference, 2000, pp. 320–323.9.C.N. Yamaguchi, “Estimation of peak current through CMOS VLSI circuit supply lines.” in Proc. Your cache administrator is webmaster. Generated Tue, 25 Oct 2016 02:46:47 GMT by s_wx1126 (squid/3.5.20) ERROR The requested URL could not be retrieved The following error was encountered while trying to retrieve the URL: Connection

Murayama, K. The ACM Guide to Computing Literature All Tags Export Formats Save to Binder EntendidoUtilizamos cookies propias y de terceros para mejorar nuestros servicios y elaborar información estadística. Subscribe Enter Search Term First Name / Given Name Family Name / Last Name / Surname Publication Title Volume Issue Start Page Search Basic Search Author Search Publication Search Advanced Search Design Automation Conference, 2001, pp. 555–558.8.P.

International Symposium on Low Power Electronics and Design, 1998, pp. 143–148.25.A. Oh, and T. on Circuits and Systems I: Fundamental Theory and Applications, vol. 47, no. 4, pp. 483–490, 2000.Google Scholar13.T. The GSRC Technology Extrapolation System, http://www.

on CAD of ICs and Systems vol. 13, no. 12, pp. 1526–1535, 1994.CrossRefGoogle Scholar19.P.R. Generated Tue, 25 Oct 2016 02:46:47 GMT by s_wx1126 (squid/3.5.20) Please try the request again. Wang and K.

Chen, D.A. Henkel and H. Not logged in Not affiliated SIGN IN SIGN UP Quantifying Error in Dynamic Power Estimation of CMOS Circuits Authors: Puneet Gupta Department of Electrical and Computer Engineering, UC San Part of Springer Nature.

Keutzer, “Miller factor for gate-level coupling delay calculation.” in Proc. Sakurai, “Coupling-driven bus design for low power application-specific systems.” in Proc. Muddu, “New effcient algorithms for computing effective capacitance.” in Proc. Gupta, A.

Blaauw, A. Ogawa, and H. Cong, “An interconnect energy model considering coupling effects.” in Proc. ACM/IEEE Intl.

dissertation, Rensselaer Polytechnic Institute, 1997.6. doi:10.1007/s10470-005-6759-4 1 Citations 43 Downloads AbstractConventional power estimation techniques are prone to many sources of error. Please try the request again. IEEE/ACM International Conference on Computer Aided Design, 2000, pp. 68–74.15.A.B.

ACM/IEEE Design Automation Conference, 2000, pp. 79–84.16.“Delay and Power Calculation System.” IEEE Standard pp. 1481–1999, 2000.17.A.B. Zhao, “Modeling and minimization of interconnect dissipation in nanometer technologies.” in Proc. Get Help About IEEE Xplore Feedback Technical Support Resources and Help Terms of Use What Can I Access? Savarino, “Modeling the driving point characterstic of resistive interconnect for accurate delay estimation.” in Proc.

Terms of Usage Privacy Policy Code of Ethics Contact Us Useful downloads: Adobe Reader QuickTime Windows Media Player Real Player Did you know the ACM DL App is International Technology Roadmap for Semiconductors, 2001 http://public.itrs.net.22.F.N. Kirkpatrick, and K.